

---



# ELECTRONICS

---

## Assignment 1



1. (a) Using the characteristics of Fig. 2.131b, determine  $I_D$ ,  $V_D$ , and  $V_R$  for the circuit of Fig. 2.131a.
- (b) Repeat part (a) using the approximate model for the diode and compare results.
- (c) Repeat part (a) using the ideal model for the diode and compare results.




(b)


(a) Using the characteristics of Fig. 2.131b, determine  $I_D$ ,  $V_D$ , and  $V_R$  for the circuit of Fig. 2.131a.

Note  $I_D = E/R = 8/0.33K = 24.24$  mA,  $V_D = E = 8$  V


$$E = V_D + I_D R$$



(b) Repeat part (a) using the approximate model for the diode and compare results.



(c) Repeat part (a) using the ideal model for the diode and compare results.



2. (a) Using the characteristics of Fig. 2.131b, determine  $I_D$  and  $V_D$  for the circuit of Fig. 2.132.  
 (b) Repeat part (a) with  $R = 0.47 \text{ k}\Omega$ .  
 (c) Repeat part (a) with  $R = 0.18 \text{ k}\Omega$ .  
 (d) Is the level of  $V_D$  relatively close to  $0.7 \text{ V}$  in each case?  
 How do the resulting levels of  $I_D$  compare? Comment accordingly.





Figure 2.132 Problems 2, 3

- (a) Using the characteristics of Fig. 2.131b, determine  $I_D$  and  $V_D$  for the circuit of Fig. 2.132.

$$I_D = \frac{E}{R} = \frac{5}{2.2\text{K}} = 2.27 \text{ mA} - V_D = 5 \text{ V}$$


$$I_{DQ} = 2 \text{ mA} - V_{DQ} = 0.7 \text{ V}$$



(b) Repeat part (a) with  $R = 0.47 \text{ k}\Omega$ .

$$I_D = \frac{E}{R} = \frac{5}{0.47\text{K}} = 10.64 \text{ mA} - V_D = 5 \text{ V}$$


$$I_{DQ} = 9 \text{ mA} - V_{DQ} = 0.8 \text{ V}$$




(c) Repeat part (a) with  $R = 0.18 \text{ k}\Omega$ .

$$I_D = \frac{E}{R} = \frac{5}{0.18\text{K}} = 27.78 \text{ mA} - V_D = 5 \text{ V}$$

$$I_{DQ} = 22.5 \text{ mA} - V_{DQ} = 0.93 \text{ V}$$



3. Determine the value of R for the circuit of Fig. 2.132 that will result in a diode current of 10 mA if E = 7 V. Use the characteristics of Fig. 2.131b for the diode.



4. (a) Using the approximate characteristics for the Si diode, determine the level of  $V_D$ ,  $I_D$ , and  $V_R$  for the circuit of Fig. 2.133.  
 (b) Perform the same analysis as part (a) using the ideal model for the diode.  
 (c) Do the results obtained in parts (a) and (b) suggest that the ideal model can provide a good approximation for the actual response under some conditions?




Figure 2.133 Problem 4

- (a) Using the approximate characteristics for the Si diode, determine the level of  $V_D$ ,  $I_D$ , and  $V_R$  for the circuit of Fig. 2.133.

$$V_R = E - V_D = 30 - 0.7 = 29.3 \text{ V} \ \& \ V_D = 0.7 \text{ V}$$

$$I_D = \frac{V_R}{R} = \frac{29.3}{2.2\text{K}} = 13.32 \text{ mA}$$

- (b) Perform the same analysis as part (a) using the ideal model for the diode.




$$V_R = E - V_D = 30 - 0 = 30 \text{ V} \ \& \ V_D = 0 \text{ V}$$

$$I_D = \frac{V_R}{R} = \frac{30-0}{2.2\text{K}} = 13.64 \text{ mA}$$



- (c) Do the results obtained in parts (a) and (b) suggest that the ideal model can provide a good approximation for the actual response under some conditions?

Yes, since  $E \gg V_t$  levels of  $I_D$  and  $V_D$  are quite close



5. Determine the current  $I$  for each of the configurations of Fig. 2.134 using the approximate equivalent model for the diode.

 <p>(a)</p>	<p>❖ Diode Reverse</p> $I_D = 0 \text{ mA}$
 <p>(b)</p>	<p>❖ Diode Forward</p> $I = \frac{19.3}{20} = 0.965 \text{ A}$ $I = \frac{0 - 0.7 - (-20)}{20}$
 <p>(c)</p>	<p>❖ Center branch open</p> $I = \frac{10 \text{ V}}{10 \Omega} = 1 \text{ A}$




6. Determine  $V_o$  and  $I_D$  for the networks of Fig. 2.135.

 <p>(a)</p>	<p>❖ Diode Forward</p> <p>Apply KVL = <math>-5 \text{ V} + 0.7 \text{ V} - V_o = 0</math></p> $V_o = -4.3 \text{ V}$ $I_R = I_D = \frac{ -4.3 }{2.2k} = 1.955 \text{ mA}$
 <p>(b)</p>	<p>❖ Diode Forward</p> $I_D = \frac{8 - 0.7}{1.2k + 4.7k} = 1.24 \text{ mA}$ $V_o = 0.7 + (1.24 \text{ mA} \times 4.7 \text{ k}\Omega) = 6.53 \text{ V}$



7. Determine the level of  $V_o$  for each network of Fig. 2.136.

 <p>(a)</p>	$-20 + 0.7 + 0.3 + I_D R_1 + I_D R_2 = 0$ $I_D = \frac{20 - 0.7 - 0.3}{2k + 2k} = 4.75 \text{ mA}$ $V_o = I_D R_2 = 4.75 \text{ mA} \times 2 \text{ k}\Omega = 9.5 \text{ V}$
 <p>(b)</p>	$-10 + I R_1 + 0.7 + I R_2 - 2 = 0$ $I_D = \frac{10 + 2 - 0.7}{1.2k + 4.7k} = 1.915 \text{ mA}$ $V_o = (1.915 \text{ mA} \times 4.7 \text{ k}\Omega) - 2 = 9 - 2 = 7 \text{ V}$

8. Determine  $V_o$  and  $I_D$  for the networks of Fig. 2.137.

 <p>(a)</p>		$E = I R_1 = (10 \text{ mA}) (2.2 \text{ k}\Omega) = 22 \text{ V}$ $\text{Apply KVL} = I_D = \frac{22 - 0.7}{2.2k + 1.2k} = 6.26 \text{ mA}$ $V_o = (6.26 \text{ mA}) (1.2 \text{ k}\Omega) = 7.51 \text{ V}$
 <p>(b)</p>	$\text{Apply KVL} = -20 + I_D R + 0.7 - 5 = 0$ $I_D = \frac{20 + 5 - 0.7}{6.8k} = 3.6 \text{ mA}$ $V_o = 20 - V_R = 20 - (3.6 \text{ mA} \times 6.8 \text{ k}\Omega) = 20 - 24.48 = -4.48 \text{ V}$	

9. Determine  $V_{o1}$  and  $V_{o2}$  for the networks of Fig. 2.138.

	$V_{o1} = E - V_{D1} = 12 - 0.7 = 11.3 \text{ V}$ $V_{o2} = V_{D2} = 0.3 \text{ V}$
 <p>(b)</p>	$V_{o1} = -10 + 0.3 + 0.7 = -9 \text{ V}$ $\text{Apply KVL} = I_D = \frac{-10 + 0.3 + 0.7}{1.2k + 3.3k} = -2 \text{ mA}$ $V_{o2} = (-2 \text{ mA} \times 3.3 \text{ k}\Omega) = -6.6 \text{ V}$




10. Determine  $V_o$  and  $I_D$  for the networks of Fig. 2.139.

<p>(a)</p>	<p>Apply KVL = <math>I = \frac{20-0.7}{4.7k} = 4.106 \text{ mA}</math></p> <p><math>I_D = \frac{I}{2} = 2.05 \text{ mA}</math></p> <p><math>V_o = IR = 4.106 \text{ mA} \times 4.7 \text{ k}\Omega = 19.3 \text{ V}</math></p>
<p>(b)</p>	<p>Apply KVL = <math>I_D = \frac{15+5-0.7}{2.2k} = 8.8 \text{ mA}</math></p> <p><math>V_o = 15 - 0.7 = 14.3 \text{ V}</math></p>

11. Determine  $V_o$  and  $I$  for the networks of Fig. 2.140.

<p>(a)</p>	<p>Ge diode FW and Si diode RW</p> <p><math>I_D = \frac{10 - 0.3}{1 \text{ k}\Omega} = 9.7 \text{ mA}</math></p>
<p>(b)</p>	<p>Apply KVL = <math>I = \frac{16-0.7-0.7-12}{4.7k} = 0.553 \text{ mA}</math></p> <p><math>V_o = 12 \text{ V} + (0.553 \text{ mA})(4.7 \text{ k}\Omega) = 14.6 \text{ V}</math></p>

12. Determine  $V_{o1}$ ,  $V_{o2}$ , and  $I$  for the network of Fig. 2.141



Both diodes FW


$$V_{o1} = 0.7 \text{ V} \ \& \ V_{o2} = 0.3 \text{ V}$$

$$I_{1k} = \frac{20 - 0.7}{1k} = 19.3 \text{ mA}$$

$$I_{0.47k} = \frac{0.7 - 0.3}{0.47k} = 0.851 \text{ mA}$$

$$I_{Si} = I_{1k} - I_{0.47k} = 19.3 - 0.851 = 18.45 \text{ mA}$$

13. Determine  $V_o$  and  $I_D$  for the network of Fig. 2.142.




Apply KVL =  $I = \frac{10 - 0.7}{1k + 2k} = 3.1 \text{ mA}$

$$V_o = (3.1 \text{ mA})(2 \text{ k}\Omega) = 6.2 \text{ V}$$


$$I_D = \frac{3.1}{2} = 1.55 \text{ mA}$$

14. Determine  $V_o$  for the network of Fig. 2.38 with 0 V on both inputs.




- ❖ both diodes RW
- ❖  $V_o = 0 \text{ V} = 0 \text{ logic}$

15. Determine  $V_o$  for the network of Fig. 2.38 with 10 V on both inputs.




- ❖ both diodes FW
- ❖  $V_o = 10 - 0.7 = 9.3 \text{ V} = 1 \text{ logic}$


16. Determine  $V_o$  for the network of Fig. 2.41 with 0 V on both inputs.




17. Determine  $V_o$  for the network of Fig. 2.41 with 10 V on both inputs.



18. Determine  $V_o$  for the negative logic OR gate of Fig. 2.143.



19. Determine  $V_o$  for the negative logic AND gate of Fig. 2.144.



20. Determine the level of  $V_o$  for the gate of Fig. 2.145.




Figure 2.145 Problem 20

- ❖ both diodes RW
- ❖  $V_o = 10\text{ V}$

21. Determine  $V_o$  for the configuration of Fig. 2.146.





Figure 2.146 Problem 21

- ❖ Si diode RW and Ge diode FW
- ❖  $V_o = 5 - 0.3 = 4.7\text{ V}$

## Assignment-1 (CLO-1)

29. Determine  $v_o$  and the required PIV rating of each diode for the configuration of Fig. 2.152.



For the positive half-cycle of the input, diodes  $D_1$  and  $D_3$  are forward biased and diodes  $D_2$  and  $D_4$  are reverse biased as shown in Figure.




Figure 1

the output voltage is,

$$v_o = -v_i$$

For the negative half-cycle of the input, diodes  $D_2$  and  $D_4$  are forward biased and diodes  $D_1$  and  $D_3$  are reverse biased as shown in Figure .




Figure 2

Hence for the negative half-cycle, the output voltage is,

$$v_o = v_i$$

The output voltage  $v_o$  is shown in Figure 3.




Figure 3

The PIV is defined as the maximum voltage across the diodes in the reverse bias.

Therefore, the required PIV rating for each of the Ideal diodes is **100 V**.


Calculate the maximum current  $I_{\max}$  through each diode.

$$I_{\max} = \frac{-v_o(\text{peak})}{R} \dots\dots (1)$$


Substitute  $2.2 \text{ k}\Omega$  for  $R$  and  $-100 \text{ V}$  for  $v_o(\text{peak})$ .

$$\begin{aligned} I_{\max} &= \frac{-(-100)}{2.2 \text{ k}\Omega} \\ &= \frac{100 \text{ V}}{2.2 \text{ k}\Omega} \\ &= 45.45 \text{ mA} \end{aligned}$$

\* 30. Sketch  $v_o$  for the network of Fig. 2.153 and determine the dc voltage available.



draw circuit for the Positive half cycle.




The maximum voltage  $V_{i_{max}} = 100 \text{ V}$ .

Apply voltage divider rule to the circuit shown in Figure 1.

$$\begin{aligned}
 V_{o_{max}} &= \frac{2.2 \text{ k}\Omega (V_{i_{max}})}{2.2 \text{ k}\Omega + 2.2 \text{ k}\Omega} \\
 &= \frac{1}{2} V_{i_{max}} \\
 &= \frac{1}{2} (100 \text{ V}) \\
 &= 50 \text{ V}
 \end{aligned}$$

Draw the circuit diagram for the Negative half cycle.

Network half-cycle of  $v_i$ :



The polarity of output voltage  $v_o$  across the  $2.2 \text{ k}\Omega$  resistor is the same.


Apply voltage divider rule to the circuit shown in Figure 2.

$$\begin{aligned}
 V_{o_{\max}} &= \frac{2.2 \text{ k}\Omega (V_{i_{\max}})}{2.2 \text{ k}\Omega + 2.2 \text{ k}\Omega} \\
 &= \frac{1}{2} V_{i_{\max}} \\
 &= \frac{1}{2} (100 \text{ V}) \\
 &= 50 \text{ V}
 \end{aligned}$$

The direct current voltage  $V_{\text{dc}}$  is given as follows:


$$\begin{aligned}
 V_{\text{dc}} &= 0.636 V_m \\
 &= 0.636 (50 \text{ V}) \\
 &= 31.8 \text{ V}
 \end{aligned}$$

Draw the output waveform.





\* 31. Sketch  $v_o$  for the network of Fig. 2.154 and determine the dc voltage available.



for the Positive Pulse for the input voltage  $v_i$  the top left diode is forward biase and the bottom left is reverse biase.

$$V_{o_{peak}} = \frac{R_{net}(V)}{R_{net} + R}$$

$$\begin{aligned} R_{net} &= R \parallel R \\ &= 2.2 \text{ k}\Omega \parallel 2.2 \text{ k}\Omega \quad [R = 2.2 \text{ k}\Omega] \\ &= 1.1 \text{ k}\Omega \end{aligned}$$

$$\begin{aligned} V_{o_{peak}} &= \frac{R_{net}(V)}{R_{net} + R} \\ &= \frac{1.1 \text{ k}\Omega(170 \text{ V})}{1.1 \text{ k}\Omega + 2.2 \text{ k}\Omega} \\ &= 56.67 \text{ V} \end{aligned}$$

for the Negative Pulse for the input voltage  $v_i$  the top left diode is forward biase state and the bottom left is reverse biase.

$$\begin{aligned} R_{net} &= R \parallel R \\ &= 2.2 \text{ k}\Omega \parallel 2.2 \text{ k}\Omega \quad [R = 2.2 \text{ k}\Omega] \\ &= 1.1 \text{ k}\Omega \end{aligned}$$

$$\begin{aligned} V_{o_{peak}} &= \frac{R_{net}(V)}{R_{net} + R} \\ &= \frac{1.1 \text{ k}\Omega(170 \text{ V})}{1.1 \text{ k}\Omega + 2.2 \text{ k}\Omega} \\ &= 56.67 \text{ V} \end{aligned}$$

Sketch the output voltage  $v_o$  as shown in Figure .





Figure 1

Determine the dc-voltage  $V_{dc}$ .


For a full-wave rectifier the dc-voltage is,

$$\begin{aligned}
 V_{dc} &= 0.636(V_{o_{peak}}) \\
 &= 0.636(56.67 \text{ V}) \\
 &= 36.04 \text{ V}
 \end{aligned}$$

32. Determine  $v_o$  for each network of Fig. 2.155 for the input shown.



the diode will conduct during the negative part of the input signal. The circuit is redrawn as shown in Figure.



For the Silicon diode, the threshold voltage is 0.7 V. The voltage across the resistor is  $v_o$ . Apply the Kirchoff's voltage law (KVL) around the input loop.


$$-v_i - v_o + 0.7 \text{ V} = 0$$

Calculate the output voltage by substituting 20 V for  $v_i$ .

$$-v_i - v_o + 0.7 \text{ V} = 0$$

$$\begin{aligned} v_o &= -v_i + 0.7 \text{ V} \\ &= -20 \text{ V} + 0.7 \text{ V} \\ &= -19.3 \text{ V} \end{aligned}$$

, the diode will conduct during the negative part of the input signal. The circuit is redrawn as shown in Figure .



For the ideal diode, the threshold voltage is 0 V. The voltage across the resistor is  $v_o$ . Apply the Kirchoff's voltage law (KVL) around the input loop.


$$-v_i - v_o + 0 - 5 \text{ V} = 0$$

Calculate the output voltage by substituting 20 V for  $v_i$ .


$$-v_i - v_o + 0 - 5\text{V} = 0$$

$$\begin{aligned} v_o &= -v_i - 5\text{V} \\ &= -20\text{V} - 5\text{V} \\ &= -25\text{V} \end{aligned}$$

- \* 35. Determine  $v_o$  for each network of Fig. 2.158 for the input shown.



- (a) the diode will conduct during the positive part of the input signal. The threshold voltage of the Silicon diode is 0.7 V. The circuit is redrawn as shown in Figure.



Apply the Kirchoff's voltage law (KVL) around the outer loop.

$$-4\text{V} - 0.7\text{V} + v_o = 0$$

$$-4\text{V} - 0.7\text{V} + v_o = 0$$

$$\begin{aligned} v_o &= 4\text{V} + 0.7\text{V} \\ &= 4.7\text{V} \end{aligned}$$

(b)

The output voltage is taken across diode during the positive part of the input signal. Hence the output voltage is equal to the threshold voltage of the diode, which is 0.7 V.

The output voltage during the negative part of the input signal is the sum of the input voltage and the battery voltage.

Hence the output voltage is equals as follows.

$$\begin{aligned}v_o &= -8\text{V} - 4\text{V} \\ &= -12\text{V}\end{aligned}$$

36. Sketch  $I_R$  and  $V_o$  for the network of Fig. 2.159 for the input shown.







Figure 2.158 Problem 35

$V_o$

- ❖ at the positive of  $V_{in}$  :  
D1 is FW at  $V_{in} > (5.3 + 0.7)$   
D2 is RW
- ❖ at the negative of  $V_{in}$  :  
D1 is RW  
D2 is FW at  $V_{in} < (-7.3 - 0.7)$

$I_R$

- ❖  $V_i \geq 6$ , (D1 is FW)  
 $V_R = V_i - V_o = V_i - 6$   
 $V_i = 10 \text{ V}$ ,  $V_R = 4 \text{ V}$   
 $I_R = \frac{4}{10} = 0.4 \text{ mA}$
- ❖  $V_i \leq -8$ , (D2 is FW)  
 $V_R = V_i - V_o = V_i + 8$   
 $V_i = -10 \text{ V}$ ,  $V_R = -2 \text{ V}$   
 $I_R = \frac{-2}{10} = -0.2 \text{ mA}$



37. Sketch  $V_o$  for each network of Fig. 2.160 for the input shown.






Figure 2.160 Problem 37

The negative of  $V_{in}$ , diode is FW and capacitor charges  
 $VC = 20\text{ V}$  and  $V_o = 0\text{ V}$   
 The positive of  $V_{in}$ , diode is RW and capacitor discharges  
 $V_o = V_{in} + VC = 20 + 20 = 40\text{ V}$

The negative of  $V_{in}$ , diode is FW and capacitor charges  
 $VC = 15\text{ V}$  and  $V_o = -5\text{ V}$   
 The positive of  $V_{in}$ , diode is RW and capacitor discharges  
 $V_o = V_{in} + VC = 20 + 15 = 35\text{ V}$



38. Sketch  $V_o$  for each network of Fig. 2.161 for the input shown. Would it be a good approximation to consider the diode to be ideal for both configurations? Why?






Figure 2.161 Problem 38

The negative of  $V_{in}$ , diode is FW and capacitor charges  
 $VC = 119.3\text{ V}$  and  $V_o = 0.7\text{ V}$   
 The positive of  $V_{in}$ , diode is RW and capacitor discharges  
 $V_o = V_{in} + VC = 120 + 119.3 = 239.3\text{ V}$

The positive of  $V_{in}$ , diode is FW and capacitor charges  
 $VC = 99.3\text{ V}$  and  $V_o = 20.7\text{ V}$   
 The negative of  $V_{in}$ , diode is RW and capacitor discharges  
 $V_o = -120 - 99.3 = -219.3\text{ V}$



39. For the network of Fig. 2.162:




Figure 2.162 Problem 39

(a) Calculate  $5\tau$ .


$$5\tau = 5 \times RC = 5 \times (56 \text{ k}\Omega)(0.1 \text{ }\mu\text{F}) = 28 \text{ ms}$$

(b) Compare  $5\tau$  to half the period of the applied signal.

$$\text{Half the period} = 0.5 \text{ ms} \text{ and } 5\tau = 28 \text{ ms} = 56:1$$

(c) Sketch  $V_o$ .

- ❖ The positive of  $V_{in}$ , diode is FW and capacitor charges.  
 $V_C = 11.3 \text{ V}$  and  $V_o = -1.3 \text{ V}$
- ❖ The negative of  $V_{in}$ , diode is RW and capacitor discharges.  
 $V_o = -10 - 11.3 = -21.3 \text{ V}$



42.




Figure 2.165 Problem 42

(a) Determine  $V_L$ ,  $I_L$ ,  $I_Z$ , and  $I_R$  for the network Fig. 2.165 if  $R_L = 180 \text{ }\Omega$

$$V_L = V_{in} \frac{R_L}{R_L + R_S} = 20 \frac{180}{180 + 220} = 9 \text{ V and diode is RW}$$

$$I_R = \frac{20}{220 + 180} = 50 \text{ mA}$$

(b) Repeat part (a) if  $R_L = 470 \text{ }\Omega$ .

$$V_L = 20 \frac{470}{470 + 220} = 13.62 \text{ V and diode is FW}$$

$$I_L = \frac{10}{470} = 21.28 \text{ mA and } I_R = \frac{10}{220} = 45.45 \text{ mA}$$

$$I_Z = 45.45 - 21.28 = 24.17 \text{ mA}$$

(c) Determine the value of  $R_L$  that will establish maximum power conditions for the Zener diode.

$$P_{Zmax} = \frac{400 \text{ mW}}{10 \text{ V}} = 40 \text{ mA} \quad I_{Lmin} = 45.45 - 40 = 5.45 \text{ mA}$$


$$R_L = \frac{10 \text{ V}}{5.45 \text{ mA}} = 1834.86 \text{ }\Omega$$

(d) Determine the minimum value of  $R_L$  to ensure that the Zener diode is in the "on" state.

$$V_L = V_{in} \frac{R_L}{R_L + R_S} \text{ so } 10 = 20 \frac{R_L}{R_L + 220} = R_L = 220 \text{ }\Omega$$




Use the 7 cases of parallel clippers that we cover in lecture to sketch  $V_O$  for the following input signal and use a 4 V battery.



A	<p><i>Diode FW at <math>V_{in} &gt; 0.7</math></i>  <i>Diode RW at <math>V_{in} &lt; 0.7</math></i></p>		
B	<p><i>Diode FW at <math>V_{in} &gt; (4 + 0.7)</math></i>  <i>Diode RW at <math>V_{in} &lt; (4 + 0.7)</math></i></p>		
C	<p><i>Diode FW at <math>V_{in} &gt; (0.7 - 4)</math></i>  <i>Diode RW at <math>V_{in} &lt; (0.7 - 4)</math></i></p>		
D	<p><i>Diode FW at <math>V_{in} &gt; -0.7</math></i>  <i>Diode RW at <math>V_{in} &lt; -0.7</math></i></p>		
E	<p><i>Diode FW at <math>V_{in} &lt; (0.7 - 4)</math></i>  <i>Diode RW at <math>V_{in} &gt; (0.7 - 4)</math></i></p>		
F	<p><i>Diode FW at <math>V_{in} &lt; (4 - 0.7)</math></i>  <i>Diode RW at <math>V_{in} &gt; (4 - 0.7)</math></i></p>		
G	<p><i><math>D_1</math> FW at <math>V_{in} &gt; (4 + 0.7)</math></i>  <i><math>D_2</math> FW at <math>V_{in} &lt; (-4 - 0.7)</math></i></p>		

Use the 6 cases of clampers that we cover in lecture to sketch VO for the following input signal and use a 4 V battery.



A	<p>Diode FW at <math>+V_{in}</math>  <math>V_C = 16\text{ V} \ \&amp; \ V_O = 0\text{ V}</math>            Diode RW at <math>-V_{in}</math>  <math>V_O = -32\text{ V}</math></p>	<p>Graph A shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 0, 32, and -32. The signal is 0V during the positive half-cycle and -32V during the negative half-cycle.</p>	<p>Graph B shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 32 and 0. The signal is 32V during the positive half-cycle and 0V during the negative half-cycle.</p>
B	<p>Diode FW at <math>-V_{in}</math>  <math>V_C = 16\text{ V} \ \&amp; \ V_O = 0\text{ V}</math>            Diode RW at <math>+V_{in}</math>  <math>V_O = 32\text{ V}</math></p>	<p>Graph C shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 0, 32, and -32. The signal is 0V during the positive half-cycle and 32V during the negative half-cycle.</p>	<p>Graph D shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 36 and 4. The signal is 36V during the positive half-cycle and 4V during the negative half-cycle.</p>
C	<p>Diode FW at <math>+V_{in}</math>  <math>V_C = 12\text{ V} \ \&amp; \ V_O = 4\text{ V}</math>            Diode RW at <math>-V_{in}</math>  <math>V_O = -28\text{ V}</math></p>	<p>Graph E shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 4 and -28. The signal is 4V during the positive half-cycle and -28V during the negative half-cycle.</p>	<p>Graph F shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 28 and -4. The signal is 28V during the positive half-cycle and -4V during the negative half-cycle.</p>
D	<p>Diode FW at <math>-V_{in}</math>  <math>V_C = 20\text{ V} \ \&amp; \ V_O = 4\text{ V}</math>            Diode RW at <math>+V_{in}</math>  <math>V_O = 36\text{ V}</math></p>	<p>Graph G shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 4 and 36. The signal is 4V during the positive half-cycle and 36V during the negative half-cycle.</p>	<p>Graph H shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 36 and 4. The signal is 36V during the positive half-cycle and 4V during the negative half-cycle.</p>
E	<p>Diode FW at <math>+V_{in}</math>  <math>V_C = 20\text{ V} \ \&amp; \ V_O = -4\text{ V}</math>            Diode RW at <math>-V_{in}</math>  <math>V_O = -36\text{ V}</math></p>	<p>Graph I shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels -4 and -36. The signal is -4V during the positive half-cycle and -36V during the negative half-cycle.</p>	<p>Graph J shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels -36 and -4. The signal is -36V during the positive half-cycle and -4V during the negative half-cycle.</p>
F	<p>Diode FW at <math>-V_{in}</math>  <math>V_C = 12\text{ V} \ \&amp; \ V_O = -4\text{ V}</math>            Diode RW at <math>+V_{in}</math>  <math>V_O = 28\text{ V}</math></p>	<p>Graph K shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels -4 and 28. The signal is -4V during the positive half-cycle and 28V during the negative half-cycle.</p>	<p>Graph L shows the output voltage <math>v_o</math> on a grid. The vertical axis has labels 28 and -4. The signal is 28V during the positive half-cycle and -4V during the negative half-cycle.</p>